Search Paper
  • Home
  • Login
  • Categories
  • Post URL
  • Academic Resources
  • Contact Us

 

Power Comparison of CMOS and Adiabatic Full Adder Circuits

google+
Views: 42                 

Author :  Y. Sunil Gavaskar Reddy and V. V. G. S. Rajendra Prasad

Affiliation :  JNT University

Country :  India

Category :  Electronics Engineering

Volume, Issue, Month, Year :  2, 3, September, 2011

Abstract :


Full adders are important components in applications such as digital signal processors (DSP) architectures and microprocessors. Apart from the basic addition adders also used in performing useful operations such as subtraction, multiplication, division, address calculation, etc. In most of these systems the adder lies in the critical path that determines the overall performance of the system. In this paper conventional complementary metal oxide semiconductor (CMOS) and adiabatic adder circuits are analyzed in terms of power and transistor count using 0.18UM technology.

Keyword :  Low-power, adiabatic logic, Full adder, CMOS, Pass transistor logic, Positive feed back adiabatic logic, Transmission gate logic, SERF adder

Journal/ Proceedings Name :  International Journal of VLSI design & Communication Systems (VLSICS)

URL :  https://aircconline.com/vlsics/V2N3/2311vlsics06.pdf

User Name : Ryan cooper
Posted 12-05-2022 on 15:49:13 AEDT



Related Research Work

  • Single Bit Full Adder Design Using 8 Transistors With Novel 3 Transistors Xnor Gate
  • Predictive Maintenance Of Bus Fleet By Intelligent Smart Electronic Board Implementing Artificial Intelligence
  • Verification Of Driver Logic Using Ambaaxi Uvm
  • I Nspection Of G Frp C Omposites B Y M Icrowave N De

About Us | Post Cfp | Share URL Main | Share URL category | Post URL
All Rights Reserved @ Call for Papers - Conference & Journals